Dexcel Logo
CASE STUDIES | CAREER | NEWS AND EVENTS | CONTACT US
info@dexceldesigns.com
Data Acquisition
Portable Data Acquisition & Recorder
Digital Data Capture Card
High Speed Data Acquisition
Signal Conditioning Card
Encryption
DES VHDL/RTL IP Core
3DES VHDL/RTL IP Core
Ethcryptor-IP Encryptor-10/100/1000 Mbps
LAN WAN Encryption Unit
Imaging
DSP based JPEG2000 IP Core
High Speed Video Compression System
Communication Interface/ IP Cores
16550 Multi Channel UART
UART to SPI
USB to RS485
Nand Flash Controller
Card Bus to PCI
Single Board Computer
ARM Based
FPGA Based PC104 SBC
Partners Product
Wireless Routers
Encryption / 3DES VHDL/RTL IP Core
Introduction
Dexcel provides engineering services to customers that are creating products for the Media over IP market.In order to reduce the engineering time and thereby reduce the time to market for our customers, Dexcel is continuously creating design objects that can be quickly re-engineered and integrated into customer defined projects. The ProStax™ series is an evolving set of software modules that comply with protocol standards defined by ITU-T, IETF, etc. The DesignCore Series are IP cores developed in VHDL which can be easily targeted to various FPGAs and ASICs to quickly realize Media over IP products for our customers. DesignCore-3DES is Dexcel's implementation of the Triple DES Encryption Algorithm.

Overview
The Data Encryption Standard (DES) algorithm is a block cipher that transforms 64-bit data blocks under a 64-bit secret key, by means of permutation and substitution. It is officially described in FIPS PUB 46. A new encryption algorithm, Triple DES was proposed as an alternate to DES. DesignCore-3DES is a full implementation of the standard and supports both encryption and decryption. The core is available as a fully tested and synthesizable VHDL code or as a net list for specific FPGAs.

Hardware Targeted on

  • Altera EPK200EFC484-1
    • LCs-595, ESBs-2048, fmax-100Mhz
  • Actel A54SX72AFG484
    • Seq-68, Comb-1053, fmax-16Mh

Hardware Targeted on

  • Implementation based on FIPS46-3
  • Supports both encryption and Decryption
  • Suitable for Electronic Codebook (ECB), Cipher Block Chaining (CBC), CFB and OFB implementations
    Fully synchronous design
  • High clock speed and low gate count achieved
  • Bigendian architecture
  • Targetable to Actel and Altera FPGAs
© 2009 - 10 Dexcel Electronics Designs Pvt. Ltd | All Rights reserved